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Abstract—Physical phenomena underlying operation of fer-
roelectric field-effect transistors (FeFETs) is treated within a
unified simulation framework. The framework incorporates the
Landau mean-field treatment of free energy of a ferroelectric
and the polarization dynamics according to Landau-Khalatnikov
(LK) equation. These equations are self-consistently solved with
the one-dimensional metal-oxide-semiconductor (MOS) structure
electrostatics and the drift-diffusion solution for the current in
the semiconductor channel. Numerical simulations demonstrate,
depending on the ferroelectric (FE) thickness, both regimes
of hysteresis switching (relevant for a non-volatile memory)
and of higher on-currents and steeper subthreshold slope (SS)
with a negligible hysteresis (relevant for logic) via the negative
capacitance effect.
Index Terms—ferroelectric field-effect transistor (FeFETs),
logic, memory, negative capacitance, depolarization field
I. INTRODUCTION
Over the past four decades, the computing power of mi-
croprocessors has been exponentially increasing thanks to the
relentless pursuit of Moore’s law, stating that the number
of transistors in an integrated circuit has doubled approxi-
mately every two years [1]. However, as the complementary
metal-oxide-semiconductor (CMOS) technology is scaled to
single nanometer sizes, the static power component becomes
increasingly dominant share of total energy dissipation due
to the reduction of the on-off current ratio ( Ion
Ioff
) in CMOS
transistors [2]. It has been well known that the high on-off
current ratio can be achieved by minimizing the subthreshold
swing of a transistor, which is defined as
SS =
(
∂ψs
∂Vg
∂ log
10
Ids
∂ψs
)
−1
, (1)
where ψs and Vg are the surface potential of the transistor’s
channel and the gate voltage, respectively, and Ids is the
source-to-drain current. In the expression of SS,
Es =
∂ψs
∂Vg
, (2)
Cs =
∂ log10 Ids
∂ψs
(3)
are the factors related to the electrostatic control in a MOS
capacitor and the amount of current that can be provided by the
channel’s band structure, respectively. In CMOS transistors,
the upper limit of Es is 1 because the gate voltage has to
be dropped in each layer of the stack - the high-k dielectric,
SiOx under-layer, and semiconductor channel. The upper limit
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of Cs is typically 2.3
kBT
e
since the transport mechanism in
the subthreshold region is dominated by thermionic emission
of carriers from the source terminal. As a consequence, the
minimum of SS that can be achieved in a CMOS transistor
is ∼ 60mV/dec at room temperature.
To drive SS below 60mV/dec at room temperature, tunnel
field-effect transistors (TFETs) have been proposed to improve
Cs by changing the channel conduction mechanism from
diffusive transport to quantum-mechanical tunneling [3], [4],
[5]. Nevertheless, there are still several issues associated with
TFETs such as low on currents, relatively complicated process
flow, and needs for circuit schematics modifications. On the
other hand, recently achieving Es > 1 has been extensively
explored by several research groups by way of the negative
capacitance (NC) effect of the ferroelectric (FE). In these
devices, known as NCFETs [6], the only required modification
is replacing high-k dielectric (DE) with the FE oxide. The
main idea of NCFETs can be understood in a fairly simple
way as follows. For a gate with the ferroelectric layer, the
channel structure factor can be expressed as
Es =
(
1 +
Csemi
Cox
)
−1
, (4)
where Csemi and Cox are the capacitors associated with
semiconductor and gate oxide, respectively. Then it is possible
to have Es > 1 if Cox becomes negative.
Over the past few years, NC in the FE has been under
extensive discussion [6], [7], [8], [9], [10]. Some groups
claimed that NC originates from the down-pointing curvature
of energy barrier between two stable polarization states in the
thermodynamic free energy profile and can be directly mea-
sured during polarization reversals in a FE capacitor [6], [7].
Others argued that NC observed during polarization reversals
is a pure electrostatic effect, rather than thermodynamic one
[10]. As will be explained in details below, observing NC
directly in a single FE capacitor is actually prohibited by laws
of thermodynamics; however, NC effects in the FE do result
from the negative curvature of energy barrier and can still be
deduced from the enhancement of overall capacitance as a FE
capacitor is in series with other capacitors.
In addition to the promise of the NC effect to improve Ion
Ioff
ratio of logic transistors, it also has been well known that
a pronounced shift in the threshold voltage (∆Vth) can be
achieved by incorporating the FE into the gate stack [11].
In this case the current-voltage characteristics exhibits a hys-
teresis. Such an unique property makes FeFETs a promising
candidate for memory applications due to its non-destructive
read, fast read and write operation, and non-volatility [11],
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Fig. 1. (a) Schematics of DE and FE capacitors in series as well as a single DE capacitor. Free energy profiles of normal DE (red curve) and DE-FE (blue
curve) capacitors with (b) tFE = 5nm, tDE = 0.5nm, V = 0V, (c) tFE = 5nm, tDE = 0.5nm, V = 1V, and (d) tFE = 10nm, tDE = 0.5nm, V = 0V.
The green and black curves designate contributions to the free energy by the applied voltage and the FE capacitor, respectively.
[12]. As a result, it is of importance to have a clear picture for
the underlying physics behind FeFETs for both memory and
logic operation regimes. Unlike previous works focusing solely
on the particular application: (i.e., presuming that initially
FeFETs are in the NC regions [6], [13], [14], [15] or a
clear hysteresis loops are established in FE oxides [16]),
this paper does not assume any particular operation region
initially and provides a unified picture of how FeFET operation
transitions from memory to logic devices due to the change of
thermodynamic free energy profiles. This picture is verified by
numerical simulations incorporating MOS electrostatics and
polarization dynamics self-consistently.
The rest of this paper is organized as follows. In Sec.
II, capacitance enhancement using FE NC effects in series
capacitors is demonstrated. Also the importance of the double-
well free energy profile to memory devices is illustrated. Next,
in Sec. III, a theoretical model describing both charge and
current-voltage characteristics in FeFETs is presented in detail.
Section IV shows the numerical results to support the key
features observed from the free energy profiles and points out
some issues that need to be addressed in FeFETs for both
logic and memory applications in the future. Conclusions are
formulated in Section V.
II. THERMODYNAMIC FREE ENERGY IN CAPACITORS
In this section, charge distribution in several capacitors-in-
series systems is determined from thermodynamic free energy
point of view. We start from two DE capacitors in series to
show the results from free energy aspect are consistent with
those from the conventional circuit theory. Next a concept
of super capacitor implemented by FE and DE capacitors in
series is introduced using their free energy profiles. Finally,
similarly to super capacitors, a superior MOS capacitor can be
achieved by forming a FE thin film on top of a conventional
MOS capacitor. As the FE thickness varies, a capacitor may
or may not have the hysteresis effects. These two regimes are
important in memory and logic applications.
A. Two dielectric capacitors in series
When two DE capacitors are connected in series, the total
free energy of the system, Utot, can be written as
Utot = U1 + U2 + UV , (5)
where U1 =
Q2
2C1
and U2 =
Q2
2C2
are the energies stored in
each capacitor, respectively, and UV = −QV is the energy
due to the applied voltage, V . Q is the free charge on metallic
plates, and C1 and C2 are capacitance of the two capacitors.
In equilibrium (V = 0), if we express Utot in terms of free
energy and total capacitance, Ctot, Eq. 5 becomes
Q2
2Ctot
=
Q2
2C1
+
Q2
2C2
. (6)
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Fig. 2. (a) Schematics of a series of FE, DE, and semiconductor capacitors as well as a series of DE and semiconductor capacitors. Free energy profiles of
a traditional MOS stack (red curve) and a FeMOS stack (blue curve) with (b) tFE = 5nm, tDE = 0.5nm, Vg = 10mV, (c) tFE = 5nm, tDE = 0.5nm,
Vg = 1V, and (d) tFE = 15nm, tDE = 0.5nm, Vg = 10mV. The green and black curves designate contributions to the free energy by the applied voltage
and the FE capacitor, respectively. The doping density of semiconductor is 1018 cm−3.
From Eq. 6, it can be seen that the inverse of total capacitance
for two capacitors in series is simply equal to the sum over
the inverse of that for each capacitor. That is, 1
Ctot
= 1
C1
+ 1
C2
,
which is consistent with the well-known circuit theory result.
With voltage applied, the total energy becomes
Utot =
Q2
2Ctot
−QV, (7)
In Eq. 7, the steady-state charge Q at a given voltage can be
found via the extreme condition ∂Utot
∂Q
= 0. This resuts in
Q = CtotV which is also consistent with the circuit theory.
Consequently, the total energy for series capacitors is simply
the sum over the free energy of individual components.
B. Ferroelectric and dielectric capacitors in series
As a capacitor is fabricated by depositing a FE thin film on
top of a DE layer, its total energy is similar to the previous
case
Utot = UFE + UDE + UV , (8)
where
UFE = tFE
(
α1Q
2 + α11Q
4 + α111Q
6
)
(9)
is the free energy of a FE layer under the single-domain
approximation [17], UDE =
Q2
2CDE
is the free energy of a
DE layer, and UV = −QV is the free enegry due to the
applied voltage. Note that UFE here is expressed assuming
that Q = ǫ0EFE + P ≃ P with ǫ0 being the vacuum
dielectric constant, EFE being the electric field across a FE
thin film, and P being the FE polarization. In the following
results for free energies, lead zirconate titanate (PZT) and
SiO2 are used as example FE and DE materials to illustrate
the conceptual idea, and the corresponding parameters are
given in Table. I. In equilibrium (V = 0), the free energy
profiles for each component are shown in Fig. 1(b), where
no charge is accumulated on either DE or DE-FE capacitors.
That is, the minima of free energy are located at zero charge.
If we focus on the curvatures near the minima of free energy
profiles, it can be seen that the DE-FE capacitor has larger
capacitance compared to the regular DE as obvious from the
definition C =
(
∂2U
∂Q2
)
−1
. When the same voltage is applied
to both capacitors, as shown in Fig. 1(c), it can be seen that
larger charge is induced in a DE-FE capacitor. This can be
alternatively understood either as a smaller curvature near the
free energy minimum of a DE-FE capacitor or as the global
free energy minimum located at a larger value of charge.
As a result, a better capacitor (or super capacitor) can be
achieved by simply adding a FE layer on top of a regular
DE capacitor or having a FE capacitor with inevitable dead
layers as discussed by several previous works [18], [19], [20],
[21]. Note that the idea of a super capacitor works only when
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the total free energy profile has only one global minimum.
That is, the dominant component in the overall system is still
the DE and not the FE layer. Therefore as the FE thickness
is increased, the total free energy profile get a more double-
well-like shape as shown in Fig. 1(d), hysteresis effects start
showing up in DE-FE capacitors.
C. Ferroelectric and metal-oxide-semiconductor capacitors in
series
Similar to the concept of a super capacitor mentioned above,
it is also possible to achieve a superior MOS capacitor by hav-
ing a FE thin film on top of a regular MOS capacitor (FeMOS).
As can be seen in Fig. 2(b), the free energy associated with
a nonlinear semiconductor capacitor (Usemi =
Qψs
2
with ψs
being the surface potential drop within a semiconductor) is
now included in the total free energy profile. Here PZT, SiO2,
and Si are used as FE, DE, and semiconductor materials to
illustrate the concept. The parameters for SiO2 and Si can be
found in Table. I. The total free energy of the system is given
as
Utot = UFE + UDE + Usemi + UVg , (10)
Near equilibrium (Vg ≃ 0), with a proper FE thickness, it
can be seen in Fig. 2(b) that the capacitance of a FeMOS
capacitor is greater than that of the regular MOS one. This
improvement is mainly due to the global minimum of a
FeMOS energy located where the curvature of a FE thin film
energy is negative. As a result, at a given gate voltage, more
charge can be accumulated on a FeMOS capacitor compared
to other capacitors as shown in Fig. 2(c). Hence, a FET
structure with a FeMOS capacitor can generate more drain
currents if no significant mobility degradation is produced by
the FE thin film. This benefits both high-performance and
low-power logic applications since it is possible to control
the charge boost at different gate-voltage regions. As the FE
material becomes thicker, the free energy profile of a FeMOS
capacitor starts transforming from one global minimum to
double local minima (see Fig. 2(d)), and thus the hysteresis
effects become more pronounced. In general, a good memory
device can be built based on significant hysteresis effects in
FeMOS capacitors [22].
III. THEORETICAL MODEL
In this section, we introduce a mathematical model for
FeFETs combining 1-D MOS electrostatics (along the gate
direction) with FE polarization dynamics to justify the idea
we discussed in the previous section. Here we use n-FETs
as an example for a proof of concept, though a qualitatively
same behavior occurs in p-FETs as well. The FeFET structure
simulated below is shown in Fig. 3, where a gate stack is
composed of metallic, FE, DE, and p-type semiconducting
materials and highly n-doped semiconductors are used for the
source and drain. The material parameters are also summarized
in Table. I.
To simulate a FeFET under steady-state conditions which
correspond to the local or global minima in free energy
!"#
$%&'(#
)*#
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12#
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3/4#
14#
Fig. 3. Schematic of an n-FeFET structure described by the theoretical model
introduced in Sec. III. Along the gate direction, the device is composed of
a metal, a FE layer, a DE layer, and a p-type semiconductor. Highly-doped
n-type semiconductors are used for the source and drain.
profiles, at a given voltage, we start from an initial guess for
ρs, the free charge density on the metal side. By assuming
that the electrical displacement along the gate direction is
continuous, the following equations are satisfied.
ρs = P = ǫDEǫ0EDE = −Qs, (11)
where ǫDE is the relative dielectric constant of a DE layer,
EDE is the electric field across the DE layer, and Qs is the
charge in the semiconductor channel. Note that Qs can be
related to the semiconductor surface potential, ψs, through the
following equation [23]
Qs = ±
√
2ǫsemiǫ0kBTNa
[(
ni
Na
)2(
e
eψs
kBT − eψs
kBT
− 1) +
(
e
−
eψs
kBT +
eψs
kBT
− 1
)] 1
2
, (12)
where ǫsemi is the relative dielectric constant of a semiconduc-
tor, kB is the Boltzmann constant, T is the temperature,
Na is the p-type dopant concentration, ni is the intrinsic
concentration of a semiconductor, and e is the elementary
charge. The ± sign in Eq. 12 represents depletion/inversion
or accumulation charge. Since the gate voltage, VG, has to be
shared within a FeMOS capacitor, the electric field across the
FE layer, EFE , can be obtained by Eq. 13.
EFEtFE = eVG − (φ1 − φ2 − EF − δ)− EDEtFE
− eψs −
ρsλm
ǫmǫ0
, (13)
where tFE is the FE thickness, φ1 and φ2 are conduction
band discontinuities at the metal-FE and DE-semiconductor
interfaces, respectively, EF is the Fermi energy in the metal,
δ = Ec − µ is the energy difference between the conduction
band (Ec) and chemical potential (µ) in the semiconductor,
tDE is the DE thickness, λm is the screening length of metal,
and ǫm is the dielectric constant of the metal. Note that δ is
obtained by using the Joyce-Dixon approximation [24] given
as
JXCDC TEMPLATE 5
δ = kBT
[
ln
(
Nc
n
)
−
(
n√
8Nc
)
+
(
3
16
−
√
3
9
)(
n
Nc
)2]
, (14)
where Nc is the effective density of states (DOS) in the
conduction band given as Nc = 2
(
2pim∗ekBT
h2
)
with m∗e being
electron DOS effective mass and h being Planck constant,
and n being the electron density in a bulk semiconductor.
For simplicity, the Boltzmann approximation is assumed for
n ≃ n2i
NA
. In Eq. 13, the potential energy drop within the metal
is described under the Thomas-Fermi approximation [25]. For
a given EFE . it is assumed that the FE polarization follows the
Landau-Khalatnikov (LK) equation under the single-domain
approximation given as [26], [27], [28], [29], [17]
γ
∂P
∂t
= − ∂
∂P
(
α1P
2 + α11P
4 + α111P
6
−EFEP ) , (15)
with γ being the viscosity coefficient describing how fast the
polarization in a FE thin film can follow an external electric
field. As discussed in the previous section, the concept of
superior MOS capacitors is established based on the state
located right at the minimum of free energy profile, which
corresponds to the steady-state solutions to the LK equation;
that is, ∂P
∂t
= 0. Hence, the iteration between Eqs. 11 to 15
is required to obtain the steady-state quantities such as charge
and voltage drop in FeFETs for a given gate voltage, and the
charge in a semiconductor channel (or ψs) can be converted
into drain currents at a given drain-to-source voltage by using
Pao and Sahs integral given as [23]
ID =
eµnW
L
∫ VDS
0
∫ ψs
ψB
(
n2i
Na
)
e
−
e(ψ−V )
kBT ∂ψ∂V
E (ψ, V )
, (16)
with
E (ψ, V ) =
√
2NakBT
ǫsiǫ0
{(
ni
Na
)2 [
e
−eV
kBT
(
e
eψ
kBT − 1
)
− eψ
kBT
]
+
(
e
−eψ
kBT +
eψ
kBT
− 1
)} 1
2
(17)
being the channel electric field, VDS being the voltage across
the source and drain terminals, µn is the effective electron
mobility, W and L being the channel width and length,
respectively, and ψB being an infinitesimal number. Figure
4 summarizes the procedure (flow-chart) to simulate FeFETs.
Note that for the simulation results shown in the next section,
we also include MOSFETs with high-k gate DE as a base-
line (see the parameters in Table. I), and the corresponding
changes in the model are simply replacing P in Eq. 11 with
ǫhigh−kǫ0Ehigh−k and that no iteration is required.
TABLE I
MATERIAL PARAMETERS FOR THERMODYNAMIC FREE ENERGY PROFILES
AND SELF-CONSISTENT CALCULATIONS BETWEEN 1-D MOS
ELECTROSTATICS AND POLARIZATION DYNAMICS SHOWN IN THIS WORK.
Symbol Quantity Value
α1 −1.05× 10
9m
F
[30]
α11 Landau coefficient 10
7 m
5
C2F
[30]
α111 6× 10
11 m
9
C4F
[30]
ǫSiO2 SiO2 relative dielectric constant 3.9 [31]
ǫHfO2 HfO2 relative dielectric constant 22 [32]
ǫSi Si relative dielectric constant 11.7 [31]
ni Intrinsic concentration 1.5× 10
10 ♯
cm3
[23]
m∗e Electron DOS effective mass 1.08m0 [23]
µn Effective electron mobility 200
cm2
V ·sec
[13]
W Channel width 100nm
L Channel length 20nm
φ2 Conduction band discontinuity 3.2eV [33]
at DE-semiconductor interface
Ef Fermi energy of metal 4.5eV [34], [35]
λm Metal screening length 0.5× 10
−10m[25]
ǫm Metal relative dielectric constant 2 [25]
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Fig. 4. Numerical procedure for steady-state simulations in FeFETs
IV. RESULTS AND DISCUSSION
A. Steady-state behavior of ferroelectric field-effect-
transistors
In this section, first, the theoretical model introduced in
the previous section is applied to simulate FeFETs and to
justify the concept discussed from the free energy point of
view. Without losing the essential physics in FeFETs, in the
following simulations, ψ1 is adjusted such that ψ1−ψ2−EF−δ
makes the off-current (∼ 10−10A) for both Fe and high-k
FETs occur at about the same gate voltage. Next, the steady-
state and transient negative capacitance effects for FeFETs
are discussed to provide a better understanding on device
operations.
As discussed in Sec. II, the capacitance enhancement in a
FeMOS capacitor mainly comes from the fact that the steady
state of entire system is close to the negative capacitance
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Fig. 5. Comparison between FETs based on high-k DE and different FE thicknesses with the same under layer (0.5 nm): (a) charge as a function voltage
across the FE, (b) voltage across the FE as a function of gate voltage, and (c) surface potential as a function of gate voltage. The high-k DE thickness is
1nm. The viscosity coefficient, γ, is 5× 102 m·sec/F. The doping density of semiconductor is 1018 cm−3.
region of the FE, which implies that the charge induced on the
MOS capacitor is opposite to the voltage across the FE or the
voltage across the FE is reduced as the gate voltage increases
as shown in Figs. 5(a) and (b), respectively. As a result, for
a given positive gate voltage, a larger surface potential drop
in the semiconductor can be established in FeFETs compared
to conventional high-k MOSFETs if the voltage across the
FE layer is negative as shown in Fig. 5(c). Note that as the
FE thickness is increased, the hysteresis effects in the devices
become more pronounced because the overall free energy
profiles are more double-well-like as explained previously.
To convert the surface potential to drain currents, we assume
electron mobility is not degraded significantly as the FE oxide
is deposited on the DE layer; that is, the same mobility is
used for all the cases in Fig. 6. Consequently, the current
improvements in FeFETs come from the charge boost because
of larger capacitance in the FeMOS stack. As shown in Fig.
6(a) depending on the FE thickness, FeFETs can exhibit quite
different Id-Vg characteristics and are potentially useful in
both logic and memory applications. For thin FE films, a
significant boost to on-currents compared to high-k MOSFETs
is useful for high performance digital switches. As the FE film
gets thicker, a great charge-boost in the subthreshold region
appears at the expense of a weak hysteresis effect, which can
decrease the gate voltage that is required to drive circuits. If
we increase the FE thickness further, due to the double-well
free energy profile as shown in Fig. 2(d), a large difference
between threshold voltages during forward and backward gate
voltage sweeps is created and can be useful in memory designs
due to non-destructive readouts [22]. Furthermore, free energy
profiles as functions of both charge and gate voltage are shown
in Figs. 6(b) and (c). We emphasize again the importance of a
single free energy minimum over the entire gate voltage sweep
to the hysteresis-free Id-Vg characteristics. In other words,
sudden jumps in Id-Vg result from the fact that the negative
curvature of free energy profile is not a thermodynamically
stable state and thus the polarization switching is required.
On the other hand, due to the depolarization field contributed
from the DE layer, there is no negative curvature presented in
the free energy profile, and therefore no abrupt switching is
observed in Id-Vg. Note that in real devices, charging defects
at the FE/DE interface or within the DE layer due to a strong
electric field may significantly reduce charge boost or memory
window established by the FE layer [36]. Consequently, having
a proper ratio between FE and DE layers not only makes
FeFETs work in the correct mode, but also minimizes the
unwanted charging effects.
B. Transient behavior in ferroelectric field-effect-transistors
As discussed previously, NC in FE thin films plays an
extremely important role to enhance FeFET logic performance
(i.e., charge-boost with no hysteresis). However, this improve-
ment can only be achieved when the device reaches its steady-
state condition under a given bias situation; that is, local
or global minima located at the FE NC region in the free
energy profile. How fast the steady state can be achieved is
expressed by the viscosity coefficient (γ) in the LK equation,
which largely depends on both material intrinsic and extrinsic
properties such as FE domain wall nucleation and propagation
rates as well as on thin film quality [29]. As a result, the
charge-boost in FeFETs may be significantly modified as the
operation frequency goes too high. To capture this transient
behavior correctly, a rigorous material calibration for γ to
FE switching dynamics is necessary. The effects of different
viscosity coefficients on Id-Vg are given in Fig. 7, in which a
larger viscosity coefficient implies a slower FE response. Note
that for both forward and backward gate voltage sweeps, 1µs
is given for the polarization dynamics at each gate voltage
in this work. As shown in Fig. 7, when the FE response
becomes so slow such that the polarization cannot reach its
steady state at a given voltage, the hysteresis effects become
more significant even though a FE film is thin enough to form
a single minimum in the free-energy profile.
Next, we discuss the recent experimental demonstration on
transient NC in FE capacitors [7]. Note that the NC measured
in such a resistance-capacitance (RC) setup is mainly from
electrostatic effects, rather than thermodynamic energy profile.
This is because the transient NC response shown in Ref. [7]
can be modulated significantly with different series resistance.
In other words, the measured NC is simply due to the fact that
the polarization switching in the FE is too fast such that the
free charge provided from the external circuit cannot follow
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Fig. 7. Source-to-drain current as a function of gate voltage in FeFETs
(tFE = 6nm) with different viscosity coefficients. The under layer thickness
and doping density of semiconductor are 0.5nm and 1018 cm−3 for all the
cases, respectively. Vds =50mV.
[10]. This phenomenon can be explained by the following
electrostatic equation.
VFE = tFEEFE = tFE
(
ρext − P
ǫ0
)
, (18)
Here ρext is the measured charge, whose frequency response is
limited by external RC circuits. From Eq. 18, when ρext cannot
follow to the polarization switching (i.e., ρext is assumed con-
stant unlike P ) the voltage across the FE can be reversed and
thus transient NC is observed. Here we argue that this transient
NC due to the mismatch between external charge and FE
polarization responses cannot lead to an improvement in drain
currents. This is mainly because charge in the semiconductor
channel, which is proportional to the drain current, has to
be always equal and opposite to that on the metal side due
to charge neutrality. Note that the transient Ids-Vgs response
discussed in Fig. 7 results from the fact that FE polarization
cannot reach its global minimum during a given gate voltage
pulse, rather than the charge-polarization mismatch mentioned
above, and thus a significant change in I-V characteristics can
be induced.
V. CONCLUSION
We have presented a systematic understanding of FeFETs
operating as memory and logic components from the ther-
modynamic point of view. It is shown that, in order to have
significant charge boost of channel charge and non-hysteresis
behavior in FeFET-based high performance logic, a free energy
profile with a single global minimum is required for the gate
stack. On the other hand, for useful memory devices, signif-
icant ∆Vt in FeFETs can be established by double-well-like
free energy profile. Furthermore the transition from a single
global to a double local minima in free energy profiles can be
achieved by varying the ratio between FE and DE thickness in
FETs. These FeFET features deduced from thermodynamics
are justified by numerical simulations including 1-D MOS
electrostatics and FE polarization dynamics, and it is shown
that, depending on the ratio between FE and DE thickness, the
FeFET can potentially offer (i) higher drive current without
hysteresis or steeper subthreshold swing with negligible hys-
teresis - for digital logic or (ii) significant memory windows
- for memory applications. Also, the transient response of
FeFETs and the effect on FET performance due to recent direct
NC measurements are discussed.
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